	L #	Hits	Search Text	DBs
1	L1	571	steer\$3 near10 instruction	USPAT; US-PGPUB
2	L3	334	steer\$3 near10 instruction	EPO; JPO; DERWENT; IBM TDB
3	L4	0	3 near20 cache	EPO; JPO; DERWENT; IBM TDB
4	L2	31	1 near20 cache	USPAT; US-PGPUB
5	L6	0	(pre-steer\$3 presteer\$3) near10 instruction	USPAT; US-PGPUB
6	L7	0	(pre-steer\$3 presteer\$3) near10 cache	USPAT; US-PGPUB
7	L9	10	((instruction adj2 (queue buffer)) reservation) near50 (steer\$3 crossbar cross-bar (cross adj2 bar))	EPO; JPO; DERWENT; IBM TDB
8	L8	97	((instruction adj2 (queue buffer)) reservation) near50 (steer\$3 crossbar cross-bar (cross adj2 bar))	USPAT; US-PGPUB

	Docum ent ID	ט	Title	Current
1	JP 10069 389 A	ш	DEVICE THAT MAKE GOOD USE OF BRANCH PREDICTIVE CACHE WITHOUT TAG BY REARRANGEMENT OF BRANCH	
2	US 57218 93 A		Non-tagged branch prediction cache exploiting for compiler - inspecting each bucket, and for buckets containing branch instructions, whose predicted directions conflict, moving one or more of conflicting branch instructions to another bucket	
3	US 55772 26 A		Coherent caching I/O device for network - includes remote messages which communicate with all computers in data structure to invalidate data blocks which have addresses which correspond to those which have been written to	

	Docum ent ID	σ	Title	Current
1	US 20020 18882 9 A1		System and method for handling load and/or store operations in a superscalar microprocessor	712/218
2	US 20020 09540 3 A1	⊠	Methods to perform disk writes in a distributed shared disk system needing consistency across failures	707/1
3	US 20020 02932 8 A1	Ø	High-performance, superscalar-based computer system with out-of-order instruction execution	712/23
4	US 20020 01690 3 A1	⊠	High-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distribution	712/23
5	US 64346 93 B1	×	System and method for handling load and/or store operations in a superscalar microprocessor	712/245
6	US 62826 30 B1	☒	High-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distribution	712/23
7	US 62726 19 B1	☒	High-performance, superscalar-based computer system with out-of-order instruction execution	712/41
8	US 62567 20 B1	×	High performance, superscalar-based computer system with out-of-order instruction execution	712/23
9	US 62302 54 B1	×	System and method for handling load and/or store operators in a superscalar microprocessor	712/23
10	US 61287 23 A	☒	High-performance, superscalar-based computer system with out-of-order instruction execution	712/23
11	US 61015 94 A	×	High-performance, superscalar-based computer system with out-of-order instruction execution	712/41
12	US 60921 81 A	☒	High-performance, superscalar-based computer system with out-of-order instruction execution	712/206
13	US 60526 97 A	×	Reorganization of collisions in a hash bucket of a hash table to improve system performance	707/205
14	US 60386 54 A	×	High performance, superscalar-based computer system with out-of-order instruction execution	712/23
15	US 60386 53 A	☒	High-performance superscalar-based computer system with out-of-order instruction execution and concurrent results distribution	712/23
16	US 59875 93 A	⋈	System and method for handling load and/or store operations in a superscalar microprocessor	712/206
17	US 59616 29 A	⊠	High performance, superscalar-based computer system with out-of-order instruction execution	712/23
18	US 58322 92 A	☒	High-performance superscalar-based computer system with out-of-order instruction execution and concurrent results distribution	712/23
19	US 57908 22 A	×	Method and apparatus for providing a re-ordered instruction cache in a pipelined microprocessor	712/204
20	US 57218 93 A	☒	Exploiting untagged branch prediction cache by relocating branches	712/239
21	US 56897 20 A	☒	High-performance superscalar-based computer system with out-of-order instruction execution	712/23

	Docum ent ID	U	Title	Current OR
22	US 56597 82 A	Ø	System and method for handling load and/or store operations in a superscalar microprocessor	712/23
23	US 55772 26 A	⊠	Method and system for coherently caching I/O devices across a network	711/119
24	US 55600 32 A	⊠	High-performance, superscalar-based computer system with out-of-order instruction execution and concurrent results distribution	712/23
25	US 55577 63 A	×	System for handling load and/or store operations in a superscalar microprocessor	712/23
26	US 55399 11 A	Ø	High-performance, superscalar-based computer system with out-of-order instruction execution	712/23
27	US 54816 85 A	Ø	RISC microprocessor architecture implementing fast trap and exception state	712/244
28	US 54487 05 A	Ø	RISC microprocessor architecture implementing fast trap and exception state	712/244

$\Box$	L#	Hits	County Provi	
	L #	HICS	Search Text	DBs
1	L1	571	steer\$3 near10 instruction	USPAT; US-PGPUB
2	L3	334	steer\$3 near10 instruction	EPO; JPO; DERWENT; IBM_TDB
3	L4	0	3 near20 cache	EPO; JPO; DERWENT; IBM_TDB
4	L2	31	1 near20 cache	USPAT; US-PGPUB
5	L6	0	(pre-steer\$3 presteer\$3) near10 instruction	USPAT; US-PGPUB
6	Ь7	0	(pre-steer\$3 presteer\$3) near10 cache	USPAT; US-PGPUB
7	L9	10	((instruction adj2 (queue buffer)) reservation) near50 (steer\$3 crossbar cross-bar (cross adj2 bar))	EPO; JPO; DERWENT; IBM TDB
8	L8	97	((instruction adj2 (queue buffer)) reservation) near50 (steer\$3 crossbar cross-bar (cross adj2 bar))	USPAT; US-PGPUB
9	L11	3	(bin bucket) near10 cache near20 instruction	EPO; JPO; DERWENT; IBM_TDB
10	L10	28	(bin bucket) near10 cache near20 instruction	USPAT; US-PGPUB

	Docum ent ID	υ	Title	Current
1	US 20030 02383 5 A1		Mcthod and system to perform a thread switching operation within a multithreaded processor based on dispatch of a quantity of instruction information for a full instruction	712/214
2	US 20030 02383 4 A1	×	Method and system to insert a flow marker into an instruction stream to indicate a thread switching operation within a multithreaded processor	712/214
3	US 20030 02365 9 A1	×	Method and apparatus for thread switching within a multithreaded processor	709/102
4	US 20030 02365 8 A1	×	Method and system to perform a thread switching operation within a multithreaded processor based on detection of the absence of a flow of instruction information for a thread	709/102
5	US 20030 01868 7 A1	×	Method and system to perform a thread switching operation within a multithreaded processor based on detection of a flow marker within an instruction information	709/102
6	US 20030 01868 6 A1	<b>I</b>	Method and system to perform a thread switching operation within a multithreaded processor based on detection of a stall condition	709/102
7	US 20030 01868 5 A1	☒	Method and system to perform a thread switching operation within a multithreaded processor based on detection of a branch instruction	709/102
8	US 20020 11660 0 A1	☒	Method and apparatus for processing events in a multithreaded processor	712/218
9	US 20020 09561 4 A1	☒	Method and apparatus for disabling a clock signal within a multithreaded processor	713/500
10	US 64969 25 B1	☒	Method and apparatus for processing an event occurrence within a multithreaded processor	712/244
11	US 63935 49 B1	☒	Instruction alignment unit for routing variable byte-length instructions	712/204
12	US 63570 16 B1	☒	Method and apparatus for disabling a clock signal within a multithreaded processor	713/601
13	US 63518 04 B1	☒	Control bit vector storage for a microprocessor	712/217
14	US 62694 36 B1	☒	Superscalar microprocessor configured to predict return addresses from a return stack storage	712/23
15	US 62404 58 B1	×	System and method for programmably controlling data transfer request rates between data sources and destinations in a data processing system	709/232
16	US 61890 68 B1	<b>5</b> 7	Superscalar microprocessor employing a data cache capable of performing store accesses in a single clock cycle	711/3
17	US 61579 94 A	☒	Microprocessor employing and method of using a control bit vector storage for instruction execution	712/23
18	US 61311 55 A	Ø	Programmer-visible uncached load/store unit having burst capability	712/207
19	US 61153 59 A	☒	Elastic bandwidth explicit rate (ER) ABR flow control for ATM switches	370/232
	US 60917 09 A	⊠	Quality of service management for packet switched networks	370/235

	Docum ent ID	Ū	Title	Current OR
21	US 60816 56 A	Ø	Method for deriving a double frequency microprocessor from an existing microprocessor	716/3
22	US 60790 06 A	×	Stride-based data address prediction structure	711/213
23	US 60651 10 A	Ø	Method and apparatus for loading an instruction buffer of a processor capable of out-of-order instruction issue	712/217
24	US 60147 34 A	☒	Superscalar microprocessor configured to predict return addresses from a return stack storage	712/23
25	US 60063 24 A	☒	High performance superscalar alignment unit	712/204
26	US 59875 87 A	⊠	Single chip multiprocessor with shared execution units	712/23
27	US 59875 61 A	⊠	Superscalar microprocessor employing a data cache capable of performing store accesses in a single clock cycle	711/3
28	US 59833 36 A	×	Method and apparatus for packing and unpacking wide instruction word using pointers and masks to shift word syllables to designated execution units groups	712/24
29	US 59789 07 A	⊠	Delayed update register for an array	712/239
30	US 59788 99 A	⊠	Apparatus and method for parallel processing and self-timed serial marking of variable length instructions.	712/210
31	US 59681 69 A	Ø	Superscalar microprocessor stack structure for judging validity of predicted subroutine return addresses	712/239
32	US 59580 48 A	⊠	Architectural support for software pipelining of nested loops	712/241
33	US 59580 41 A	Ø	Latency prediction in a pipelined microarchitecture	712/214
34	US 59497 89 A	⊠	Arbitration ring for accessing a limited bandwidth switching network	370/452
35	US 59352 39 A	⊠	Parallel mask decoder and method for generating said mask	712/224
36	US 59336 18 A	Ø	Speculative register storage for storing speculative results corresponding to register updated by a plurality of concurrently recorded instruction	712/217
37	US 59283 55 A	⊠	Apparatus for reducing instruction issue stage stalls through use of a staging register	712/214
38	US 59238 71 A	⊠	Multifunctional execution unit having independently operable adder and multiplier	712/221
39	US 59180 34 A	☒	Method for decoupling pipeline stages	712/218
40	US 59128 89 A	☒	ATM switch with output port clustering for dynamically allocating bandwidth between ports	370/359
41	US 59095 87 A	☒	Multi-chip superscalar microprocessor module	712/1
42	US 58988 52 A		Load instruction steering in a dual data cache microarchitecture	712/214
43	US 58929 36 A	⋈	Speculative register file for storing speculative register states and removing dependencies between instructions utilizing the register	712/216

	Docum ent ID	υ	Title	Current
44	US 58899 85 A	☒	Array prefetch apparatus and method	712/22
45	US 58871 52 A	⊠	Load/store unit with multiple oldest outstanding instruction pointers for completing store and load/store miss instructions	712/21
46	US 58838 95 A	$\boxtimes$	Arbitration ring with automatic sizing for a partially populated switching network	370/462
47	US 58812 79 A	×	Method and apparatus for handling invalid opcode faults via execution of an event-signaling micro-operation	712/244
48	US 58812 78 A	⊠	Return address prediction system which adjusts the contents of return stack storage to enable continued prediction after a mispredicted branch	712/242
49	US 58782 55 A	×	Update unit for providing a delayed update to a branch prediction array	712/240
50	US 58753 24 A	Ø	Superscalar microprocessor which delays update of branch prediction information in response to branch misprediction until a subsequent idle clock	712/238
51	US 58753 15 A	×	Parallel and scalable instruction scanning unit	712/204
52	US 58677 01 A	⊠	System for inserting a supplemental micro-operation flow into a macroinstruction-generated micro-operation flow	712/248
53	US 58647 07 A	×	Superscalar microprocessor configured to predict return addresses from a return stack storage	712/23
54	US 58601 04 A	Ø	Data cache which speculatively updates a predicted data cache storage location with store data and subsequently corrects mispredicted updates	711/137
55	US 58599 91 A	Ø	Parallel and scalable method for identifying valid instructions and a superscalar microprocessor including an instruction scanning unit employing the method	712/204
56	US 58549 21 A	Ø	Stride-based data address prediction structure	712/239
57	US 58484 33 A	⊠	Way prediction unit and a method for operating the same	711/137
58	US 58451 00 A	⊠	Dual instruction buffers with a bypass bus and rotator for a decoder of multiple instructions of variable length	712/204
59	US 58354 91 A		Method for supporting multicast capabilities in switching networks with a reservation ring	370/386
60	US 58322 97 A	×	Superscalar microprocessor load/store unit employing a unified buffer and separate pointers for load and store operations	710/5
61	US 58322 49 A	☒	High performance superscalar alignment unit	712/204
62	US 58260 71 A	⊠	Parallel mask decoder and method for generating said mask	712/224
63	US 58225 74 A	⊠	Functional unit with a pointer for mispredicted resolution, and a superscalar microprocessor employing the same	712/233
64	US 58225 60 A	⊠	Apparatus for efficient instruction execution via variable issue and variable control vectors per issue	712/214
65	US 58225 59 A	⊠	Apparatus and method for aligning variable byte-length instructions to a plurality of issue positions	712/214
66	US 58225 58 A	Ø	Method and apparatus for predecoding variable byte-length instructions within a superscalar microprocessor	712/213

	Docum ent ID	σ	Title	Current
67	US 58225 55 A	×	Method and apparatus for aligning an instruction boundary in variable length macroinstructions with an instruction buffer	712/204
68	US 58190 59 A	⊠	Predecode unit adapted for variable byte-length instruction set processors and method of operating the same	712/213
69	US 58190 57 A	×	Superscalar microprocessor including an instruction alignment unit with limited dispatch to decode units	712/204
70	US 57940 29 A	Ø	Architectural support for execution control of prologue and eplogue periods of loops in a VLIW processor	712/241
71	US 57908 21 A	⊠	Control bit vector storage for storing control vectors corresponding to instruction operations in a microprocessor	712/200
72	US 57846 03 A	⊠	Fast handling of branch delay slots on mispredicted branches	712/234
73	US 57817 89 A	☒	Superscaler microprocessor employing a parallel mask decoder	712/23
74	US 57686 10 A	☒	Lookahead register value generator and a superscalar microprocessor employing same	712/23
75	US 57649 46 A	×	Superscalar microprocessor employing a way prediction unit to predict the way of an instruction fetch address and to concurrently provide a branch prediction address corresponding to the fetch address	712/239
76	US 57581 16 A	×	Instruction length decoder for generating output length indicia to identity boundaries between variable length instructions	712/210
77	US 57520 69 A	⊠	Superscalar microprocessor employing away prediction structure	712/23
78	US 57485 16 A	Ø	Floating point processing unit with forced arithmetic results	708/497
79	US 56995 37 A	×	Processor microarchitecture for efficient dynamic scheduling and execution of chains of dependent instructions	712/217
80	US 56895 08 A	⊠	Reservation ring mechanism for providing fair queued access in a fast packet switch networks	370/391
81	US 56340 26 A	Ø	Source identifier for result forwarding	712/217
82	US 56300 83 A		Decoder for decoding multiple instructions in parallel	712/212
83	US 56088 85 A	$\bowtie$	Method for handling instructions from a branch prior to instruction decoding in a computer which executes variable-length instructions	712/204
84	US 56008 06 A	K71	Method and apparatus for aligning an instruction boundary in variable length macroinstructions with an instruction buffer	712/204
85	US 55901 23 A		Device and method for use of a reservation ring to compute crossbar set-up parameters in an ATM switch	370/397
86	US 55862 77 A	$\boxtimes$	Method for parallel steering of fixed length fields containing a variable length instruction from an instruction buffer to parallel decoders	712/210
87	US 55662 98 A	☒	Method for state recovery during assist and restart in a decoder having an alias mechanism	714/10
88	US 55599 74 A	$\boxtimes$	Decoder having independently loaded micro-alias and macro-alias registers accessible simultaneously by one micro-operation	712/217

	Docum	Ū	Title	Current
	ID			OR
89	US 55376 29 A	×	Decoder for single cycle decoding of single prefixes in variable length instructions	712/210
90	US 55196 98 A	☒	Modification to a reservation ring mechanism for controlling contention in a broadband ISDN fast packet switch suitable for use in a local area network	370/411
91	US 55110 70 A	☒	Reservation ring mechanism for controlling contention in a broadband ISDN fast packet switch suitable for use in a local area network	370/411
92	US 54715 93 A		Computer processor with an efficient means of executing many instructions simultaneously	712/235
93	US 54673 47 A	⊠	Controlled access ATM switch	370/230
94	US 53863 65 A	☒	Rear wheel steering system for vehicle	701/44
95	US 53274 20 A	☒	Method for building multi-bit parallel Batcher/banyan networks	370/397
96	US 53253 56 A		Method for aggregating ports on an ATM switch for the purpose of trunk grouping	370/397
97	US 53053 11 A	╙	Copy network providing multicast capabilities in a broadband ISDN fast packet switch suitable for use in a local area network	370/390

	Docum ent ID	Ū	Title	Current OR
1	US 20030 02383 5 A1		Method and system to perform a thread switching operation within a multithreaded processor based on dispatch of a quantity of instruction information for a full instruction	712/214
2	US 20030 02383 4 A1		Method and system to insert a flow marker into an instruction stream to indicate a thread switching operation within a multithreaded processor	712/214
3	US 20030 02365 9 A1		Method and apparatus for thread switching within a multithreaded processor	709/102
4	US 20030 02365 8 A1		Method and system to perform a thread switching operation within a multithreaded processor based on detection of the absence of a flow of instruction information for a thread	709/102
5	US 20030 01868 7 A1		Method and system to perform a thread switching operation within a multithreaded processor based on detection of a flow marker within an instruction information	709/102
6	US 20030 01868 6 A1		Method and system to perform a thread switching operation within a multithreaded processor based on detection of a stall condition	709/102
7	US 20030 01868 5 A1		Method and system to perform a thread switching operation within a multithreaded processor based on detection of a branch instruction	709/102
8	US 20020 09556 3 A1		Method and apparatus for using an assist processor to prefetch instructions for a primary processor	712/207
9	US 20020 08779 3 A1		System and method for instruction cache re-ordering	711/125
10	US 20010 05206 4 A1		Value speculation on an assist processor to facilitate prefetching for a primary processor	712/225
	US 65196 83 B2		System and method for instruction cache re-ordering	711/125
12	US 64906 58 B1		Data prefetch technique using prefetch cache, micro-TLB, and history file	711/140
13	US 64153 56 B1		Method and apparatus for using an assist processor to pre-fetch data values for a primary processor	711/118
14	US 62197 80 B1		Circuit arrangement and method of dispatching instructions to multiple execution units	712/215
15	US 61758 98 B1		Method for prefetching data using a micro-TLB	711/137
16	US 60182 53 A		Register with current-steering input network	326/93
17	US 59788 99 A		Apparatus and method for parallel processing and self-timed serial marking of variable length instructions	712/210
18	US 59745 34 A		Predecoding and steering mechanism for instructions in a superscalar processor	712/215
19	US 59580 41 A		Latency prediction in a pipelined microarchitecture	712/214

	Docum			
	ent ID	ט	Title	Current OR
20	US 58988 52 A		Load instruction steering in a dual data cache microarchitecture	712/214
21	US 58225 55 A		Method and apparatus for aligning an instruction boundary in variable length macroinstructions with an instruction buffer	712/204
22	US 57846 03 A		Fast handling of branch delay slots on mispredicted branches	712/234
23	US 56300 83 A		Decoder for decoding multiple instructions in parallel	712/212
24	US 56008 06 A		Method and apparatus for aligning an instruction boundary in variable length macroinstructions with an instruction buffer	712/204
25	US 55862 77 A		Method for parallel steering of fixed length fields containing a variable length instruction from an instruction buffer to parallel decoders	712/210
26	US 55662 98 A		Method for state recovery during assist and restart in a decoder having an alias mechanism	714/10
27	US 55599 74 A		Decoder having independently loaded micro-alias and macro-alias registers accessible simultaneously by one micro-operation	712/217
28	US 55376 29 A		Decoder for single cycle decoding of single prefixes in variable length instructions	712/210
29	US 55353 60 A		Digital computer system having an improved direct-mapped cache controller (with flag modification) for a CPU with address pipelining and method therefor	711/140
30	US 55265 06 A		Computer system having an improved memory architecture	711/111
31	US 54407 07 A		Instruction and data cache with a shared TLB for split accesses and snooping in the same clock cycle	711/3

	Docum ent ID	ט	Title	Current
1	JP 20003 50509 A		RICE TRANSPLANTER EQUIPPED WITH FERTILIZER APPLICATOR	
2	DE 10056 655 A1		Instruction based planning system for coordinate or crossbar switch in packet switching system, connects input connection with selective output connections in specific time slot based on reservation status from planning module	
3	EP 74487 9 A2		Switching system	
4	WO 20027 3903 A		Bandwidth reservation reuse e.g. for dynamically allocated ring protection and restoration, involves accounting for bandwidth based on source steered restoration with bandwidth reserved on worst case single failure scenario basis	·
5	JP 20020 79953 A		Lane tracking-control device has arrangement to judge starting reservation condition of steering control, and if it is in control start reservation condition, control start unit makes steering control start	
6 -	DE 10056 655 A		Instruction based planning system for coordinate or crossbar switch in packet switching system, connects input connection with selective output connections in specific time slot based on reservation status from planning module	
7	US . 59180 34 A		Pipeline stages decoupling method in pipelined microarchitecture	
8	US 56008 06 A		Instruction code aligning and rotating method for instruction buffer of processor - involves scanning last byte vector in direction from back to front to locate last byte of last complete instruction within instruction buffer	·
9	US 55862 77 A		Multiple macro-instruction steering method for instruction decoder - involves supplying first op-code byte vector in which each bit corresponds to one byte in instruction buffer so that each bit indicates whether its associated byte is first non-prefix op-code byte of macro-instruction	
10	EP 74487 9 A		Switching system having crossbar device for routing data packets in ATM switch - has logic unit with reservation ring in ATM switch which intercepts data exiting from selected evaluator of ring, and processes data to set up switching device for routing data packets	